skip_navigation
SS 2020
LectureTypeSPPSECTS-CreditsCourse number
Advanced Topics in Analog Integrated Circuits ILV 5,0 7,0 M-ISCD-2.01
WS 2019
LectureTypeSPPSECTS-CreditsCourse number
Design of Analog Integrated Circuits ILV 5,0 7,0 M-ISCD-1.04
Specialization Area: ElectronicsTypeSPPSECTS-Credits
Integrated Circuits Basics ILV 2,0 2,0 B2.05273.51.390
Specialization Area: ElectronicsTypeSPPSECTS-Credits
Integrated Circuits Basics ILV 2,0 2,0 B2.05273.51.390
TitelAutorJahr
Design of Digitally Controlled Oscillator for WLAN 802.11b/g Clock Synthesizer Darshan Bhaskar Shetty 2016
TitelAutorJahr
Design of Digitally Controlled Oscillator for WLAN 802.11b/g Clock Synthesizer Darshan Bhaskar Shetty 2016
TitelAutorJahr
Conference contributions
TitleAuthorYear
Dynamically Reconfigurable Multiband Subsampling Receiver Architecture in: 4th Workshop Radio Frequency Engineering Working Group of Austrian Research Association, 17-18 Oct 2016, VillachKale, A., Sankara, R., Pasupureddi, V., Sturm, J.2016

Conference contributions
TitleAuthorYear
Dynamically Reconfigurable Multiband Subsampling Receiver Architecture in: 4th Workshop Radio Frequency Engineering Working Group of Austrian Research Association, 17-18 Oct 2016, VillachKale, A., Sankara, R., Pasupureddi, V., Sturm, J.2016


Please use this link for external references on the profile of Ajinkya Kale: www.fh-kaernten.at/mitarbeiter-details?person=a.kale